Form Approved REPORT DOCUMENTATION PAGE OM8 No. 0704-0188 The public reporting burden for this collection of information is estimated to everage 1 hour per response, including the tima for raviawing instructions, searching existing date sources gethering and maintaining the data needed, and completing and reviewing the collection of information. Send commente regarding this burden astimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defanse, Washington Headquerters Services, Directorate for Information Operations and Reports (0704-0188) 1215 Jefferson Devis Highway, Suite 1204, Arlington, VA 22202-4302. Responsents should be aware that notwithstanding any other provision of law, no parson shall be subject to empenalty for failing to comply with a collection of information if it does not display a currently valid DMS control number. PLEASE OO NOT RETURN YOUR FORM TO THE ABOVE AOORESS. 3. OATES COVEREO (From - To) 1. REPORT OATE (DD-MM-YYYY) 2. REPORT TYPE 20-04-2012 15 Apr 08 - 30 Dec 11 Final Technical Report 5a. CONTRACT NUMBER 4. TITLE AND SUBTITLE Device Technologies for Semiconductor Spintronic Circuits 5b. GRANT NUMBER N00014-08-1-0859 5c. PROGRAM ELEMENT NUMBER 5d. PROJECT NUMBER 6. AUTHOR(S) Kolodzey, James Se TASK NUMBER 5f. WORK UNIT NUMBER 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) B. PERFORMING ORGANIZATION REPORT NUMBER University of Delaware ELEG332265-20120420 220 Hullihen Hall Newark, DE 19716-0099 10. SPONSOR/MONITOR'S ACRONYM(S) 9. SPONSORING/MONITORING AGENCY NAME(S) AND AOORESS(ES) Office of Naval Research 100 Alabama Street SW 11. SPONSOR/MONITOR'S REPORT Suite 4R15 NUMBER(S) Atlanta, GA 30303-3104 12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited. 20120430004 13. SUPPLEMENTARY NOTES 14. ABSTRACT The goal of this project was to develop spin injection and detection techniques to enable spin transport to enhance the speed and design of CMOS VLSI circuits. Progress toward this goal over the duration of the award specifically impacts: (1) Understanding extrinsic origins of spin depolarization at interfaces and with localized impurity states; and (2) Quantifying the extent to which physical processes and boundary conditions affect spin dephasing in vertical-transport devices. The results of these efforts were the following. We analytically derived the impulse response (Green's function) of a current-sensing spin detector. We showed that spin diffusion and concomitant spin dephasing could be greatly enhanced with respect to charge diffusion. We showed that strong spin relaxation at oxide interfaces yielded a spin lifetime of ~lns, orders of magnitude lower than lifetimes in bulk Si. Experimental evidence of spin precession during travel through the doped Si channels indicated delays associated with electron capture or reemission in shallow impurity traps. These results helped to significantly improve the understanding of spin transport in silicon. 15. SUBJECT TERMS Spintronics, spin transport in silicon, spin transport modeling, spin dephasing, spin relaxation 18. NUMBER 19a, NAME OF RESPONSIBLE PERSON 16. SECURITY CLASSIFICATION OF: 17. LIMITATION OF **ABSTRACT** OF a. REPORT | b. ABSTRACT | c. THIS PAGE James Kolodzev

PAGES

2

UU

U

U

19b. TELEPHONE NUMBER (Include area code)

(302) 831-1164

Device Technologies for Semiconductor Spintronic Circuits

Final Technical Report by Dr. James Kolodzey

Electrical and Computer Engineering Department
140 Evans Hall
University of Delaware
Newark, DE 19711
(302) 831-1164 (Phone)
(302) 831-4316 (Fax)
kolodzey@ee.udel.edu

Award Number N00014-08-1-0859

Submitted to Dr. Chagaan Baatar Office of Naval Research 875 North Randolph Street Arlington, VA 22203-1995

Submitted to Ms. Marlo Ettien
ONR Regional Admin Atlanta-N66020
100 Alabama Street SW Suite 4R15
Atlanta, GA 30303-3104

April 20, 2012

Final report: N00014-081-1-0859 "Device Technologies for Semiconductor Spintronic Circuits"

The goal of this project was to develop spin injection and detection techniques to enable spin transport to enhance the speed and design of CMOS VLSI circuits. Progress toward this goal over the duration of the award specifically impacts 1. Understanding extrinsic origins of spin depolarization at interfaces and with localized impurity states; and 2. Quantifying the extent to which physical processes and boundary conditions affect spin dephasing in vertical-transport devices. We summarize the results of these efforts below:

<u>Spin transport modeling:</u> By incorporating the proper boundary conditions, we analytically derived the impulse response (or "Green's function") of a current-sensing spin detector. We also compare this result to a Monte Carlo simulation (which automatically takes the proper boundary condition into account) and an empirical spin transit time distribution obtained from experimental spin precession measurements. In the strong drift-dominated transport regime, this spin *current* impulse response can be approximated by multiplying the spin *density* impulse response by the average drift velocity. However, in weak drift fields, large modeling errors up to a factor of 3 in most-probable spin transit time can be incurred unless the full spin current Green's function is used. [Ref. 1 below]

<u>Understanding spin dephasing:</u> Drift-diffusion theory – which fully describes charge transport in semiconductors – is also universally used to model transport of spin-polarized electrons in the presence of longitudinal electric fields. By transforming spin transit time into spin orientation with precession (a technique called the "Larmor clock") in current-sensing vertical-transport intrinsic Si devices, we have shown that spin diffusion and concomitant spin dephasing can be greatly enhanced with respect to charge diffusion, in direct contrast to predictions of spin Coulomb-drag diffusion suppression. [Ref. 2 below]

Spin relaxation at Si/SiO₂ interface: Using a two-dimensional finite-differences scheme to model spin transport in silicon devices with lateral geometry, we simulated the effects of spin relaxation at interfacial boundaries, i.e., the exposed top surface and at an electrostatically-controlled backgate with a SiO₂ dielectric. These gate-voltage-dependent simulations were compared to previous experimental results and Hall effect measurements and show that strong spin relaxation, due to extrinsic effects, yields a Si/SiO₂ interfacial spin lifetime of ~1ns, orders of magnitude lower than lifetimes in the bulk Si. [Ref. 3 below]

Transient impurity trapping: Experimental evidence of electron spin precession during travel through the phosphorus-doped Si channel of an all-electrical device simultaneously indicates two distinct processes: (i) short time scales (≈50 ps) due to purely conduction-band transport from injector to detector and (ii) long time scales (≈1 ns) originating from delays associated with capture or reemission in shallow impurity traps. The origin of this phenomenon, examined via temperature, voltage, and electron density dependence measurements, was established by means of a comparison to a numerical model and is shown to reveal the participation of metastable excited states in the phosphorus-impurity spectrum. [Ref. 4 below]

Publications acknowledging support from ONR through this DEPSCoR award:

- 1. Jing Li, and Ian Appelbaum, "Modeling spin transport with current-sensing spin detectors", Appl. Phys. Lett. **95**, 152501 (2009).
- 2. Biqin Huang and Ian Appelbaum, "The Larmor clock and anomalous spin dephasing in silicon", Phys. Rev. B Rapid Comm. 82, 241202(R) (2010). ("Editor's Suggestion")
- 3. Jing Li and Ian Appelbaum, "Interfacial spin relaxation in electrostatically-gated lateral-transport silicon devices", Phys. Rev. B 84, 165318 (2011).
- 4. Yuan Lu, Jing Li, and Ian Appelbaum, "Spin-Polarized Transient Electron Trapping in Phosphorus-doped Silicon", Phys. Rev. Lett. **106**, 217202 (2011).